Speci cation and Veri cation of High - Speed Transfer Protocols
نویسندگان
چکیده
Composition of high-speed protocols from basic protocol mechanisms can help to realize the exible application-speci c selection of protocols. For the purpose of formal speci cation, functional modelling, analysis, and veri cation of composed protocols we apply L. Lamport's Temporal Logic of Actions (TLA). We propose a modular and compositional style of speci cation, which supports the analysis of functional interrelationships between service requirements and protocol mechanisms and facilitates the veri cation of protocols by the compositional structuring of proofs. The approach is introduced in principle and explained by means of an example. Keyword Codes: C.2.2; F.3.1; D.3.3
منابع مشابه
Compositional Speci cation and Veri cation ofHigh - Speed Transfer
Transfer protocols are composed from basic protocol mechanisms and accordingly a complex protocol can be veriied by a series of relatively simple mechanism proofs. Our approach applies L. Lamport's Temporal Logic of Actions (TLA). It is based on a modular compositional TLA-style and supports the analysis of exibly conngured high-speed transfer protocols.
متن کاملA framework for modeling transfer protocols
The notion of speci®cation frameworks transposes the framework approach from software development to the level of formal modeling and analysis. A speci®cation framework is devoted to a special application domain. It supplies reusable speci®cation modules and guides the construction of speci®cations. Moreover, it provides theorems to be used as building blocks of veri®cations. By means of a suit...
متن کاملTransformations in High-level Synthesis: Formal Speciication and Eecient Mechanical Veriication
Dependency graphs are used to model data and control ow in hardware and software design. In high-level synthesis of hardware, optimization and re nement transformations are used to transform dependency-graph-based speci cations at the behavior level to dependency-graph-based implementations at the register-transfer level. Registertransfer-level implementations are mapped to gate-level hardware ...
متن کاملTemporal Speci cation Veri cation via Causal Reasoning
We present a technique for verifying the timing speci cations of the interfaces between digital systems. The veri cation process takes as input the timing protocols of each component as well as the connectivity between the components. The technique proceeds in three steps. First, a graph is built, which describes the causal relationships of events which can occur in the complete system. Second,...
متن کاملSequential - System Factorization
The success of high-level synthesis methods in reducing design time and formal veri cation methods in reducing design errors in digital VLSI circuits have opened the way to system-level synthesis and veri cation. Derivation is a form of formal veri cation that deals with correct-by-construction reasoning. A set of equivalence preserving transformations are used to derive an implementation from ...
متن کامل